{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,5]],"date-time":"2026-10-05T12:08:40Z","timestamp":1791202120591,"version":"4.2.0"},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1269023","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T10:08:28Z","timestamp":1090318108000},"page":"996-1001","source":"Crossref","is-referenced-by-count":9,"title":["Measurement of IP qualification costs and benefits"],"prefix":"10.1109","author":[{"given":"A.","family":"Vorg","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Radetzki","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"W.","family":"Rosenstiel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"15","author":"goering","year":"1998","journal-title":"Design Reuse on a Macro Level"},{"key":"13","article-title":"Practical code coverage for Verilog","author":"wang","year":"1995","journal-title":"Proceedings of 4th IEEE International Verilog HDL Conference"},{"key":"14","article-title":"IPCHL-A Description Language for Semantic IP Characterization","author":"schaaf","year":"2002","journal-title":"Forum on Design Languages"},{"key":"11","author":"torroja","year":"2000","journal-title":"Using A Simplified Hardware Model to Analyse the Quality of VHDL Based Designs in User Forum at DATE"},{"key":"12","article-title":"Comparison of Different Analysis Approaches for Coding Guidelines and Implementation of a TCL-based Prototype","author":"schneider","year":"2000","journal-title":"Proc of Forum on Design Languages (FDL) 2000"},{"key":"3","year":"2001","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"2","year":"2001","journal-title":"ToolIP MEDEA+ ToolIP (A511) Project Website"},{"key":"1","year":"2000","journal-title":"IPQ BMBF IPQ Project Website"},{"key":"10","year":"2003","journal-title":"VCX Homepage"},{"key":"7","year":"2003","journal-title":"VSIA Homepage"},{"key":"6","year":"2002","journal-title":"Virtual Socket Interface Alliance (VSIA VSIA Deliverables Document"},{"key":"5","year":"1998","journal-title":"OpenMORE"},{"key":"4","author":"bricaud","year":"1999","journal-title":"Reuse Methodology Manual for System-on-a-chip Designs Second Edition"},{"key":"9","author":"seepold","year":"2000","journal-title":"Virtual components design and reuse"},{"key":"8","year":"2003","journal-title":"QIP Quality Metric"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","location":"Paris, France","acronym":"DATE-04"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28391\/01269023.pdf?arnumber=1269023","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T12:46:59Z","timestamp":1489409219000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1269023\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1269023","relation":{},"subject":[]}}