{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T10:47:23Z","timestamp":1725446843704},"reference-count":8,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1269024","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T10:08:28Z","timestamp":1090318108000},"page":"1002-1007","source":"Crossref","is-referenced-by-count":3,"title":["Architecture-level performance estimation for IP-based embedded systems"],"prefix":"10.1109","author":[{"given":"K.","family":"Ueda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Sakanushi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Imai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.924830"},{"key":"2","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/DAC.1999.781228","article-title":"IP-based methodology","author":"gajski","year":"1999","journal-title":"Proc of 36th Design Automation Conference (DAC1999"},{"key":"1","first-page":"13","article-title":"Concurrent execution semantics and sequential simulation algorithms for the Metropolis meta-model","author":"balarin","year":"2002","journal-title":"Proc of the 10th International Symposium on Hardware\/Software Codesign (CODES2002"},{"key":"7","doi-asserted-by":"crossref","first-page":"620","DOI":"10.1109\/DATE.2002.998365","article-title":"Automation generation of fast timed simulation models for operating systems in soc design","author":"yoo","year":"2002","journal-title":"Design Automation and Test in Europe (DATE) 2002"},{"key":"6","first-page":"345","article-title":"An efficient power and performance evaluation method with reconfigurable bus architecture model","author":"takahashi","year":"2003","journal-title":"Proc of the 11th Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI2003)"},{"key":"5","first-page":"83","article-title":"Flexible hardware model: Implementation and effectiveness","author":"morifuji","year":"1997","journal-title":"Proc of the Seventh Workshop on Synthesis and System Integration of Mixed Technologies (SASIMI'97)"},{"key":"4","article-title":"Overview of the Ptolemy project","author":"lee","year":"2001","journal-title":"Technical Memorandum UCB\/ERL M01\/11"},{"journal-title":"SystemC Version 2 0 User's Guide","year":"0","key":"8"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28391\/01269024.pdf?arnumber=1269024","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,2]],"date-time":"2020-04-02T16:04:08Z","timestamp":1585843448000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1269024\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1269024","relation":{},"subject":[]}}