{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T00:25:33Z","timestamp":1761611133398},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1269025","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T14:08:28Z","timestamp":1090332508000},"page":"1008-1013","source":"Crossref","is-referenced-by-count":33,"title":["Generalized latency-insensitive systems for single-clock and multi-clock architectures"],"prefix":"10.1109","author":[{"given":"M.","family":"Singh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Theobald","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/ICECS.2002.1046278"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/ASYNC.2003.1199174"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/ICCD.1996.563543"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/43.945302"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/EDAC.1991.206431"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/2.976921"},{"key":"10","article-title":"UCLOCK: Automated design of highperformance unclocked state machines","author":"nowick","year":"1994","journal-title":"Proc International Conf Computer Design ICCD"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1109\/ASYNC.2003.1199168","article-title":"Efficient self-timed interfaces for crossing clock domains","author":"chakraborty","year":"2003","journal-title":"Proc International Symposium on Asynchronous Circuits and Systems"},{"key":"6","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1007\/3-540-48683-6_13","article-title":"Latency insensitive protocols","author":"carloni","year":"1999","journal-title":"Computer Aided Verification"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ICCAD.1999.810667"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/MM.2002.1044297"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1093\/comjnl\/45.1.12"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/DAC.2001.935470"}],"event":{"acronym":"DATE-04","name":"Design, Automation and Test in Europe Conference and Exhibition","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28391\/01269025.pdf?arnumber=1269025","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T08:53:21Z","timestamp":1497603201000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1269025\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1269025","relation":{},"subject":[]}}