{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T09:35:26Z","timestamp":1725528926081},"reference-count":29,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1269027","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T14:08:28Z","timestamp":1090332508000},"page":"1020-1025","source":"Crossref","is-referenced-by-count":11,"title":["MINCE: matching instructions using combinational equivalence for extensible processor"],"prefix":"10.1109","author":[{"given":"N.","family":"Cheung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Parameswaran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Henkel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Chan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/371636.371698"},{"journal-title":"On the Automatic Generation of Instruction Selector Using Bottom-up Tree Pattern Matching","year":"1995","author":"kang","key":"18"},{"key":"15","article-title":"An efficient method ofcomputing static single assignment form","author":"cytron","year":"1989","journal-title":"TOPLAS"},{"key":"16","article-title":"Processor evaluation in an embedded systems design environmen","author":"gupta","year":"2000","journal-title":"VLSI Design"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775928"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580107"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/IVC.1995.512465"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253705"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1994.326902"},{"key":"20","article-title":"Efficient instruction encoding for automatic instruction set desifn of configurable asips","author":"lee","year":"2002","journal-title":"ICCAD"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14759"},{"key":"23","article-title":"Automating the diagnosis and the rectification of design errors with priam","author":"madre","year":"1989","journal-title":"ICCAD"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1007\/s100090050027"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580029"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012606"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1996.489459"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805763"},{"key":"29","article-title":"Synthesis of custom processors based","author":"sun","year":"2002","journal-title":"ICCAD"},{"journal-title":"Improv Systems Inc","article-title":"Jazz dsp","year":"0","key":"3"},{"journal-title":"ASIP Meister","year":"0","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"journal-title":"ARC International","article-title":"Arctangent processor","year":"0","key":"1"},{"key":"7","article-title":"Automatic application-specific instruction-set extensions under microarchitectural constraints","author":"atasu","year":"2003","journal-title":"DAC"},{"journal-title":"Xtensa processor Tensilica Inc","year":"0","key":"6"},{"journal-title":"Lisatek CoWare Inc","year":"0","key":"5"},{"journal-title":"Lexra Processor Lexra Inc","year":"0","key":"4"},{"key":"9","article-title":"Vis: A system for verification and synthesis","author":"brayton","year":"1996","journal-title":"CAV"},{"key":"8","article-title":"A performance maximization algorithm to design asips under the constraint of chip area including ram and rom size","author":"binh","year":"1998","journal-title":"ASP-DAC"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28391\/01269027.pdf?arnumber=1269027","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T00:55:00Z","timestamp":1489452900000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1269027\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1269027","relation":{},"subject":[]}}