{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:13:22Z","timestamp":1725387202711},"reference-count":18,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1269042","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T14:08:28Z","timestamp":1090332508000},"page":"1116-1121","source":"Crossref","is-referenced-by-count":3,"title":["Full-chip multilevel routing for power and signal integrity"],"prefix":"10.1109","author":[{"family":"Jinjun Xiong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Lei He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/43.664224"},{"key":"18","article-title":"Global routing with crosstalk constraints","author":"zhou","year":"1999","journal-title":"TCAD"},{"key":"15","article-title":"DRAGON2000: Standard-cell placement tool for large industry circuits","author":"wang","year":"2000","journal-title":"ICCAD"},{"key":"16","article-title":"Post global routing optimization with RLC crosstalk constraints","author":"xiong","year":"2002","journal-title":"ICCAD"},{"journal-title":"Timing- and Crosstalk-driven Area Routing","year":"2001","author":"tseng","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1218843"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777323"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012595"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968655"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106765"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/274535.274546"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.809654"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369711"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896459"},{"key":"5","first-page":"99","article-title":"A timing-constrained algorithm for simultaneous global routing of multiplenets","author":"hu","year":"2000","journal-title":"Proc Int Conf Oncomputer Aided Design"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775842"},{"key":"9","first-page":"44","article-title":"A novel framework for multilevel routing considering routability and performance","author":"lin","year":"2002","journal-title":"ICCAD"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545608"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28391\/01269042.pdf?arnumber=1269042","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T16:39:28Z","timestamp":1489423168000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1269042\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1269042","relation":{},"subject":[]}}