{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,5]],"date-time":"2026-10-05T10:03:04Z","timestamp":1791194584466,"version":"4.1.0"},"reference-count":21,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1269047","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"1150-1155","source":"Crossref","is-referenced-by-count":17,"title":["Supporting cache coherence in heterogeneous multiprocessor systems"],"prefix":"10.1109","author":[{"given":"T.","family":"Suh","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D.M.","family":"Blough","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"H.-H.S.","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1499799.1499901"},{"key":"17","author":"sun","year":"2003","journal-title":"I\/O Threads A Novel I\/O Approach for System-on-A-Chip Networking"},{"key":"18","year":"0","journal-title":"Synopsys VCS Data Sheet"},{"key":"15","year":"0","journal-title":"Sun Microsystems UltraSPARC Users Manual"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808204"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379015"},{"key":"14","article-title":"The dragon computer system: An early overview","author":"mccreight","year":"1984","journal-title":"Technical Report Xerox Corp"},{"key":"11","year":"0","journal-title":"ARM Ltd AMBA Specification Overview"},{"key":"12","year":"0","journal-title":"ARM Ltd ARM920T Technical Reference Manual"},{"key":"3","year":"0","journal-title":"Intel Corp Embedded Intel486 Hardware Reference Manual"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/371636.371722"},{"key":"2","first-page":"468","article-title":"The 4d-mp graphics superworkstataion: Computing+graphics= 40mips+40mflops and 100,000 Lighted Polygons per Second","author":"baslett","year":"1988","journal-title":"Proc Compcon"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545631"},{"key":"1","year":"0","journal-title":"AMD AMD64 Technology"},{"key":"10","year":"0","journal-title":"Motorola Inc MPC 750A RISC Microprocessor Hardware Specification"},{"key":"7","year":"0","journal-title":"Embedded com"},{"key":"6","author":"culler","year":"1999","journal-title":"Parallel Computer Architecture A Hardware\/Software Approach"},{"key":"5","year":"0","journal-title":"IBM Corporation CoreConnect Bus Architecture"},{"key":"4","year":"0","journal-title":"Intel Corp the IA32 Intel Architecture Software Developers Manual"},{"key":"9","year":"0","journal-title":"Mentor Graphics Hardware\/Software Co-Verification Seamless"},{"key":"8","first-page":"623","article-title":"An efficient bus architecture for system-on-A-chip design","author":"gordan","year":"1999","journal-title":"Proceedings of the IEEE Custom Integrated Circuits Conference"}],"event":{"name":". Design, Automation and Test in Europe Conference and Exhibition","location":"Paris, France","acronym":"DATE-04"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28391\/01269047.pdf?arnumber=1269047","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:02:10Z","timestamp":1489438930000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1269047\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1269047","relation":{},"subject":[]}}