{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:21:53Z","timestamp":1725553313485},"reference-count":20,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1269066","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T10:08:28Z","timestamp":1090318108000},"page":"1244-1249","source":"Crossref","is-referenced-by-count":0,"title":["Using a communication architecture specification in an application-driven retargetable prototyping platform for multiprocessing"],"prefix":"10.1109","author":[{"family":"Xinping Zhu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Malik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2002.1176258","article-title":"Orion: A powerperformance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Proceedings of the 35th International Symposium on Microarchitecture (MICRO)"},{"journal-title":"Tensilica Inc Xtensa Instruction Set Simulator and XtensaModeling Protocol","year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176256"},{"journal-title":"Applied Cryptography","year":"1996","author":"schneier","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"13","doi-asserted-by":"crossref","DOI":"10.1109\/DATE.2003.1253667","article-title":"Flexible and formal modeling of microprocessors with application to retargetable simulation","author":"qin","year":"2003","journal-title":"Proceedings of 2003 Design Automation and Test in Europe Conference (DATE 03)"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45828-X_24"},{"journal-title":"Open SystemC Initiative SystemC","year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1047740"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1193229"},{"key":"20","article-title":"A hierarchical modeling framework for on-chip communication architectures","author":"zhu","year":"2002","journal-title":"Proc International Conference on Computer- Aided Design"},{"journal-title":"The Metropolis Project","year":"0","key":"2"},{"journal-title":"ARMn Simulator","year":"0","key":"1"},{"journal-title":"Message Passing Interface Forum","year":"1994","key":"10"},{"journal-title":"Intel Corp Intel IXP2800 Network Processor","year":"0","key":"7"},{"journal-title":"Design Patterns Elements of Reusable Object-Oriented Software","year":"1995","author":"gamma","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"journal-title":"CoWare Inc CoWare ConvergenSC System Designer","year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/71.598344"},{"journal-title":"ARMArchitecture Reference Manual (2nd Edition)","year":"2000","author":"jaggar","key":"8"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28391\/01269066.pdf?arnumber=1269066","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:53:22Z","timestamp":1497588802000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1269066\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1269066","relation":{},"subject":[]}}