{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:07:49Z","timestamp":1771704469234,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1269210","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T14:08:28Z","timestamp":1090332508000},"page":"76-81","source":"Crossref","is-referenced-by-count":4,"title":["LZW-based code compression for VLIW embedded systems"],"prefix":"10.1109","author":[{"family":"Chang Hong Lin","sequence":"first","affiliation":[]},{"family":"Yuan Xie","sequence":"additional","affiliation":[]},{"given":"W.","family":"Wolf","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","article-title":"LZW data compression","author":"nelson","year":"1989","journal-title":"Dr Dobb's Journal"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666493"},{"key":"13","year":"1997","journal-title":"TMS320C62xx CPU and instruction set Reference guide"},{"key":"14","author":"bell","year":"1990","journal-title":"Text Compression"},{"key":"11","article-title":"Profile-driven code compression","author":"xie","year":"2003","journal-title":"DATE"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DCC.2003.1194063"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645810"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1995.515626"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.697002"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581231"},{"key":"7","first-page":"2318","article-title":"Improving dictionary-based code compression in VLIW architectures","author":"nam","year":"1999","journal-title":"IEICE Trans Fundamentals"},{"key":"6","first-page":"105","article-title":"Instruction code compression for application specific VLIW processors based of automatic field partitioning","author":"ishiura","year":"1997","journal-title":"Proc of the Workshop on Synthesis and System Integration of Mixed Technologies"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.811316"},{"key":"4","year":"1998","journal-title":"PowerPC code compression utility user's manual Version 3 0"},{"key":"9","article-title":"Compression ratio and decompression over-head tradeoffs in code compression for VLIW architectures","author":"xie","year":"2001","journal-title":"Proc of Intl Conf on ASIC"},{"key":"8","first-page":"82","article-title":"Compiler-driven cached code compression schemes for embedded ILP proceesors","author":"larin","year":"1999","journal-title":"Proc of the Annual Int Symposium on Microarchitecture"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","location":"Paris, France","acronym":"DATE-04"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28392\/01269210.pdf?arnumber=1269210","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:29:36Z","timestamp":1489454976000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1269210\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1269210","relation":{},"subject":[]}}