{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:14:23Z","timestamp":1742393663538},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1269218","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T10:08:28Z","timestamp":1090318108000},"page":"126-131","source":"Crossref","is-referenced-by-count":3,"title":["Utilizing formal assertions for system design of network processors"],"prefix":"10.1109","author":[{"family":"Xi Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yan Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Hsieh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Bhuyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Balarin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"FoCs-automatic Generation of Simulation Checkers from Formal Specifications","year":"2003","author":"abarbanel","key":"3"},{"journal-title":"Synopsys Inc","article-title":"OpenVera assertions white paper","year":"2002","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1977.32"},{"journal-title":"Intel\ufffd IXP1200 Network Processor Family Hardware Reference Manual","year":"2001","key":"1"},{"journal-title":"Sugar 2 0 Proposal Presented to the Accellera Formal Verification Technical Committee","year":"2002","author":"eisner","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2003.1252479"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219045"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2001.972819"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/32.588521"},{"journal-title":"Introduction to HOL A Theorem Proving Environment for Higher Order Logic","year":"1992","author":"gordon","key":"8"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/65.912716"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28392\/01269218.pdf?arnumber=1269218","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T19:53:38Z","timestamp":1489434818000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1269218\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1269218","relation":{},"subject":[]}}