{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:58:51Z","timestamp":1730213931242,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2004.1269256","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T14:08:28Z","timestamp":1090332508000},"page":"312-317","source":"Crossref","is-referenced-by-count":1,"title":["A simulation-based power-aware architecture exploration of a multiprocessor system-on-chip design"],"prefix":"10.1109","author":[{"given":"F.","family":"Menichelli","sequence":"first","affiliation":[]},{"given":"M.","family":"Olivieri","sequence":"additional","affiliation":[]},{"given":"L.","family":"Benini","sequence":"additional","affiliation":[]},{"given":"M.","family":"Donno","sequence":"additional","affiliation":[]},{"given":"L.","family":"Bisdounis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"3"},{"journal-title":"Blue Logic'SoC","year":"0","key":"2"},{"journal-title":"CACTI 3 0 An integrated cache timing power and area model","year":"2001","author":"shivakumar","key":"10"},{"journal-title":"Philips Electronics","year":"0","key":"1"},{"journal-title":"PowerChecker","year":"0","key":"7"},{"key":"6","first-page":"1","article-title":"Instruction level power analysis and optimization of software","author":"tiwari","year":"1996","journal-title":"Journal of VLSI Signal Processing"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/92.335012"},{"key":"4","article-title":"High-level model of the overall system","author":"drosos","year":"0","journal-title":"IST-2000-30093\/EASY Project"},{"key":"9","first-page":"15","article-title":"Cycle-accurate simulation of energy consumption in embedded systems","volume":"9","author":"simunic","year":"2001","journal-title":"IEEE Transactions on Computer-Aided Design of Circuits and Systems"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IMTC.2003.1207899"},{"key":"11","article-title":"System's macrocells-Final","author":"bisdounis","year":"0","journal-title":"IST-2000-30093\/EASY Project"}],"event":{"name":"Design, Automation and Test in Europe Conference and Exhibition","acronym":"DATE-04","location":"Paris, France"},"container-title":["Proceedings Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8959\/28392\/01269256.pdf?arnumber=1269256","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:15:32Z","timestamp":1489454132000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1269256\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/date.2004.1269256","relation":{},"subject":[]}}