{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T20:53:35Z","timestamp":1725656015474},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2005.69","type":"proceedings-article","created":{"date-parts":[[2005,4,1]],"date-time":"2005-04-01T20:16:50Z","timestamp":1112386610000},"page":"92-97","source":"Crossref","is-referenced-by-count":2,"title":["Assertion-Based Design Exploration of DVS in Network Processor Architectures"],"prefix":"10.1109","author":[{"family":"Jia Yu","sequence":"first","affiliation":[]},{"family":"Wei Wu","sequence":"additional","affiliation":[]},{"family":"Xi Chen","sequence":"additional","affiliation":[]},{"given":"H.","family":"Hsieh","sequence":"additional","affiliation":[]},{"family":"Jun Yang","sequence":"additional","affiliation":[]},{"given":"F.","family":"Balarin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"The NLANR Measurement and Network Analysis","year":"2004","key":"15"},{"journal-title":"Intel IXP2800 Network Processor","year":"2004","key":"13"},{"journal-title":"PSL Homepage","year":"2004","key":"14"},{"journal-title":"Intel XScale Microarchitecture","year":"2004","key":"11"},{"journal-title":"Intel IXP2400 Network Processor","year":"2004","key":"12"},{"key":"3","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/LPE.2000.155245","article-title":"design issues for dynamic voltage scaling","author":"burd","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2001.972819"},{"key":"1","article-title":"FoCs-automatic generation of simulation checkers from formal specifications","author":"abarbanel","year":"2003","journal-title":"Technical Report IBM Haifa Research Laboratory Israel"},{"journal-title":"IXP1200 Network Processor Family Hardware Reference Manual","year":"2001","key":"10"},{"journal-title":"Sugar 2 0 Proposal Presented to the Accellera Formal Verification Technical Committee","year":"2002","author":"eisner","key":"7"},{"key":"6","article-title":"Utilizing formal assertions for system design of network processors","author":"chen","year":"2004","journal-title":"Design Automation and Test in Europe"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2003.1252479"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219045"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1977.32"},{"key":"8","article-title":"NePSim: A network processor simulator with power evaluation framework","author":"luo","year":"2004","journal-title":"IEEE MICRO Special Issue on Network Processors"}],"event":{"name":"Design, Automation and Test in Europe","location":"Munich, Germany"},"container-title":["Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9609\/30361\/01395537.pdf?arnumber=1395537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T17:53:38Z","timestamp":1497635618000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1395537\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2005.69","relation":{},"subject":[]}}