{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T19:50:22Z","timestamp":1762458622976},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/date.2008.4484672","type":"proceedings-article","created":{"date-parts":[[2008,4,15]],"date-time":"2008-04-15T18:15:51Z","timestamp":1208283351000},"page":"116-121","source":"Crossref","is-referenced-by-count":27,"title":["Parametric Throughput Analysis of Synchronous Data Flow Graphs"],"prefix":"10.1109","author":[{"given":"A.H.","family":"Ghamarian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.C.W.","family":"Geilen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Basten","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Stuijk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278647"},{"journal-title":"Predictable Mapping of Streaming Applications on Multiprocessors","year":"2007","author":"stuijk","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278674"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341473"},{"journal-title":"Embedded Multiprocessors Scheduling and Synchronization","year":"2000","author":"sriram","key":"16"},{"key":"13","first-page":"122","article-title":"a hierarchical multiprocessor scheduling system for dsp applications","author":"pino","year":"1995","journal-title":"Int Conf Signals Systems Computers"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951721"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1137\/0114108"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1023\/B:VLSI.0000017002.91721.0e"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/BF02187733"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1027084.1027085"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.33"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2006.20"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364625"},{"journal-title":"C++ library","year":"0","author":"fukuda","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1137\/0204007"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484672"}],"event":{"name":"2008 Design, Automation and Test in Europe","start":{"date-parts":[[2008,3,10]]},"location":"Munich, Germany","end":{"date-parts":[[2008,3,14]]}},"container-title":["2008 Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4475437\/4484624\/04484672.pdf?arnumber=4484672","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T11:56:17Z","timestamp":1489665377000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484672\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/date.2008.4484672","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}