{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:01:54Z","timestamp":1730214114420,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/date.2008.4484710","type":"proceedings-article","created":{"date-parts":[[2008,4,15]],"date-time":"2008-04-15T18:15:51Z","timestamp":1208283351000},"page":"379-384","source":"Crossref","is-referenced-by-count":3,"title":["A Scalable Algorithmic Framework for Row-Based Power-Gating"],"prefix":"10.1109","author":[{"given":"A.","family":"Sathanur","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Pullini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Poncino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566458"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364520"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283803"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e88-c.4.509"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146945"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466531"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.818127"},{"key":"5","first-page":"495","article-title":"mtcmos hierarchical sizing based on mutual exclusive discharge patterns","author":"kao","year":"1998","journal-title":"DAC-35"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382635"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466477"},{"key":"8","first-page":"937","article-title":"distributed sleep transistor network for power reduction","volume":"12","author":"long","year":"2004","journal-title":"IEEETVLSI"}],"event":{"name":"2008 Design, Automation and Test in Europe","start":{"date-parts":[[2008,3,10]]},"location":"Munich, Germany","end":{"date-parts":[[2008,3,14]]}},"container-title":["2008 Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4475437\/4484624\/04484710.pdf?arnumber=4484710","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T11:41:37Z","timestamp":1489664497000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484710\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2008.4484710","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}