{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:20:36Z","timestamp":1725434436615},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/date.2008.4484727","type":"proceedings-article","created":{"date-parts":[[2008,4,15]],"date-time":"2008-04-15T22:15:51Z","timestamp":1208297751000},"page":"480-485","source":"Crossref","is-referenced-by-count":1,"title":["Automated Testability Enhancements for Logic Brick Libraries"],"prefix":"10.1109","author":[{"given":"Jason G.","family":"Brown","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian","family":"Taylor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. D.","family":"Blanton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Larry","family":"Pileggi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","article-title":"minisat - a sat solver with conflictclause minimization","author":"een","year":"2005","journal-title":"International Conference on Theory and Applications of Satisfiability Testing"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4899-5327-8_25"},{"key":"14","first-page":"450","article-title":"generic ilp versus specialized 0-1 ilp: an update","author":"aloul","year":"2002","journal-title":"IEEE International Conference on Computer-Aided Design"},{"key":"11","doi-asserted-by":"crossref","first-page":"344","DOI":"10.1145\/1278480.1278568","article-title":"exact combinatorial optimization methods for physical design of regular logic bricks","author":"taylor","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1049\/el:19830156"},{"journal-title":"System-on-chip Architectures Nanometer Design for Testability","year":"2007","author":"wang","key":"3"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"2"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193833"},{"key":"7","first-page":"460","article-title":"a systematic dft procedure for library cells","author":"xu","year":"1999","journal-title":"IEEE VLSI Test Symposium"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2005.30"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.52172"},{"journal-title":"EDA for IC System Design Verification and Testing","year":"2006","author":"scheffer","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243774"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313302"}],"event":{"name":"2008 Design, Automation and Test in Europe","start":{"date-parts":[[2008,3,10]]},"location":"Munich, Germany","end":{"date-parts":[[2008,3,14]]}},"container-title":["2008 Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4475437\/4484624\/04484727.pdf?arnumber=4484727","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:55:59Z","timestamp":1497768959000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484727\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2008.4484727","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}