{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:11:39Z","timestamp":1747807899595,"version":"3.28.0"},"reference-count":38,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/date.2008.4484747","type":"proceedings-article","created":{"date-parts":[[2008,4,15]],"date-time":"2008-04-15T18:15:51Z","timestamp":1208283351000},"page":"628-633","source":"Crossref","is-referenced-by-count":6,"title":["Resistive Bridging Fault Simulation of Industrial Circuits"],"prefix":"10.1109","author":[{"given":"Piet","family":"Engelke","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ilia","family":"Polian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juergen","family":"Schloeffel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernd","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1985.1270127"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1145\/944027.944036"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527915"},{"key":"36","first-page":"61","article-title":"automatic test pattern generation for resistive bridging faults. jour. of electronic testing","volume":"22","author":"engelke","year":"2006","journal-title":"Theory and Applications"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.224020"},{"key":"33","first-page":"13","article-title":"detection of defects using fault model oriented test sequences. jour. of electronic testing","volume":"14","author":"renovell","year":"1999","journal-title":"Theory and Applications"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766675"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.871626"},{"key":"16","article-title":"on the use of maximally dominating faults in n-detection test generation","volume":"151","author":"polian","year":"0","journal-title":"IEE Proceedings Computers and Digital Techniques"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.158"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529895"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990263"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.913759"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.71"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.65"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470717"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519701"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279362"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470718"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292283"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512635"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519521"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470614"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470715"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557136"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519711"},{"key":"2","article-title":"defect-based test: a key enabler for successful migration to structural test","volume":"1","author":"sengupta","year":"1999","journal-title":"Intel Technology Journal"},{"key":"10","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1109\/VTEST.1999.766652","article-title":"test generation for ground bounce in internal logic circuitry","author":"chang","year":"1999","journal-title":"VLSI Test Symp"},{"key":"1","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1145\/37888.37914","article-title":"realistic fault modeling for vlsi testing","author":"maly","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"30","first-page":"105","article-title":"probe: a ppsfp simulator for resistive bridging faults","author":"lee","year":"2000","journal-title":"VLSI Test Symp"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207759"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894271"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805784"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529877"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1998.732156"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527983"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1377-9","author":"khare","year":"1996","journal-title":"From Contamination to Defects Faults and Yield Loss"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1995.249971"}],"event":{"name":"2008 Design, Automation and Test in Europe","start":{"date-parts":[[2008,3,10]]},"location":"Munich, Germany","end":{"date-parts":[[2008,3,14]]}},"container-title":["2008 Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4475437\/4484624\/04484747.pdf?arnumber=4484747","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,10]],"date-time":"2019-05-10T06:38:42Z","timestamp":1557470322000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484747\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/date.2008.4484747","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}