{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T07:11:24Z","timestamp":1725779484477},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/date.2008.4484748","type":"proceedings-article","created":{"date-parts":[[2008,4,15]],"date-time":"2008-04-15T22:15:51Z","timestamp":1208297751000},"page":"634-639","source":"Crossref","is-referenced-by-count":16,"title":["Physically-Aware N-Detect Test Pattern Selection"],"prefix":"10.1109","author":[{"given":"Yen-Tzu","family":"Lin","sequence":"first","affiliation":[]},{"given":"Osei","family":"Poku","sequence":"additional","affiliation":[]},{"given":"Naresh K.","family":"Bhatti","sequence":"additional","affiliation":[]},{"given":"R. D.","family":"Blanton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675742"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870836"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337779"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.125"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510889"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529895"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147186"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387328"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271091"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.87"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271073"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843860"},{"key":"8","article-title":"a logic diagnosis methodology for improved localization and extraction of accurate defect behavior","author":"desineni","year":"2006","journal-title":"Proc International Test Conference"}],"event":{"name":"2008 Design, Automation and Test in Europe","start":{"date-parts":[[2008,3,10]]},"location":"Munich, Germany","end":{"date-parts":[[2008,3,14]]}},"container-title":["2008 Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4475437\/4484624\/04484748.pdf?arnumber=4484748","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T15:50:18Z","timestamp":1489679418000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484748\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2008.4484748","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}