{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:34:04Z","timestamp":1761561244842},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/date.2008.4484806","type":"proceedings-article","created":{"date-parts":[[2008,4,15]],"date-time":"2008-04-15T22:15:51Z","timestamp":1208297751000},"page":"967-972","source":"Crossref","is-referenced-by-count":3,"title":["Process Variation Tolerant Pipeline Design Through a Placement-Aware Multiple Voltage Island Design Style"],"prefix":"10.1109","author":[{"given":"Bonesi","family":"Stefano","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810053"},{"year":"0","key":"33"},{"key":"15","first-page":"621","article-title":"statistical timing analysis considering spatial correlations using a single pert-like traversal","author":"chang","year":"2003","journal-title":"Proc Int'l Conf Computer-Aided Design"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.280"},{"key":"13","article-title":"impact of parameter variations on multi-core chips","author":"humenay","year":"2006","journal-title":"Int Workshop on Architectural Support for Gigascale Integration"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"11","article-title":"mitigating the impact of process variations on cpu register file and execution units","author":"liang","year":"2006","journal-title":"Int Symp Microarchitecture"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349358"},{"year":"0","key":"21"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/43.998626"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.873886"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"year":"0","key":"24"},{"key":"25","first-page":"11","author":"marculescu","year":"2005","journal-title":"Variability and Energy Awareness a Microarchitecture-Level Perspective"},{"year":"0","key":"26"},{"key":"27","first-page":"309","article-title":"post-placement voltage island generation under performance requirements","author":"wu","year":"2005","journal-title":"Int'l Conf on Computer-Aided Design"},{"key":"28","first-page":"459","author":"wu","year":"2007","journal-title":"Improving Voltage Assignment by Outlier Detection and Incremental Placement"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167534"},{"year":"0","key":"3"},{"key":"2","article-title":"probabilistic and variation-tolerant design: key to continued moore's law","author":"karnik","year":"2004","journal-title":"TAU Workshop"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233628"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250703"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895613"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364539"},{"key":"6","article-title":"online timing analysis for wearout detection","author":"blome","year":"2006","journal-title":"2nd Workshop on Architectural Reliability"},{"year":"0","key":"32"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.131"},{"journal-title":"Galaxy Design Platform Multi Voltage Design","year":"0","key":"31"},{"journal-title":"Embedded Computing A VLIW Approach to Architecture Compilers and Tools","year":"2005","author":"fisher","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TUFFC.2007.280"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996588"}],"event":{"name":"2008 Design, Automation and Test in Europe","start":{"date-parts":[[2008,3,10]]},"location":"Munich, Germany","end":{"date-parts":[[2008,3,14]]}},"container-title":["2008 Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4475437\/4484624\/04484806.pdf?arnumber=4484806","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T15:40:00Z","timestamp":1489678800000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484806\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/date.2008.4484806","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}