{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:49:54Z","timestamp":1725457794692},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/date.2008.4484810","type":"proceedings-article","created":{"date-parts":[[2008,4,15]],"date-time":"2008-04-15T18:15:51Z","timestamp":1208283351000},"page":"991-996","source":"Crossref","is-referenced-by-count":1,"title":["Compositional, dynamic cache management for embedded chip multiprocessors"],"prefix":"10.1109","author":[{"given":"Anca M.","family":"Molnos","sequence":"first","affiliation":[]},{"given":"Marc J.M.","family":"Heijligers","sequence":"additional","affiliation":[]},{"given":"Sorin D.","family":"Cotofana","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","article-title":"a prioritized cache for multi-tasking real-time systems","author":"tan","year":"2003","journal-title":"Proc SASIMI"},{"year":"0","key":"14"},{"key":"11","article-title":"a dynamically reconfigurable cache for multithreaded processors","author":"settle","year":"2006","journal-title":"In Jour of Emb Comp"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346180"},{"key":"2","article-title":"mediabench: a tool for evaluating and synthesizing multimedia and communicatons systems","author":"chunho","year":"1997","journal-title":"Proc MICRO"},{"journal-title":"Extending the reach of microprocessors Column and curious caching","year":"1999","author":"chiou","key":"1"},{"key":"10","article-title":"exploring the design space for a shared-cache multiprocessor","author":"nayfeh","year":"1994","journal-title":"Proc ISCA"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.99"},{"key":"6","article-title":"os-controlled cache predictability for realtime systems","author":"liedtke","year":"1997","journal-title":"Proc RTAS"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1989.63574"},{"journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness","year":"1979","author":"garey","key":"4"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-45874-3_14","article-title":"caches with compositional performance","author":"muller","year":"2002","journal-title":"Proc Embedded Proc Design Challenge"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/216636.216677"}],"event":{"name":"2008 Design, Automation and Test in Europe","start":{"date-parts":[[2008,3,10]]},"location":"Munich, Germany","end":{"date-parts":[[2008,3,14]]}},"container-title":["2008 Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4475437\/4484624\/04484810.pdf?arnumber=4484810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T02:55:53Z","timestamp":1497754553000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2008.4484810","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}