{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T09:48:11Z","timestamp":1725443291712},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/date.2008.4484829","type":"proceedings-article","created":{"date-parts":[[2008,4,15]],"date-time":"2008-04-15T18:15:51Z","timestamp":1208283351000},"page":"1128-1129","source":"Crossref","is-referenced-by-count":8,"title":["Memory-aware NoC Exploration and Design"],"prefix":"10.1109","author":[{"given":"Nikil","family":"Dutt","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"3","article-title":"data reuse driven memory and noc co-synthesis","author":"issenin","year":"2007","journal-title":"Proc 2007 International Embedded Systems Symposium (IESS 2007)"},{"journal-title":"On-Chip Communication Architectures System on Chip Interconnect","year":"2008","author":"pasricha","key":"2"},{"journal-title":"NetWorks On Chips","year":"2006","author":"de micheli","key":"1"},{"year":"0","key":"4"}],"event":{"name":"2008 Design, Automation and Test in Europe","start":{"date-parts":[[2008,3,10]]},"location":"Munich, Germany","end":{"date-parts":[[2008,3,14]]}},"container-title":["2008 Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4475437\/4484624\/04484829.pdf?arnumber=4484829","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T17:28:02Z","timestamp":1489685282000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484829\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/date.2008.4484829","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}