{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T14:41:13Z","timestamp":1725720073632},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/date.2008.4484840","type":"proceedings-article","created":{"date-parts":[[2008,4,15]],"date-time":"2008-04-15T22:15:51Z","timestamp":1208297751000},"page":"1190-1195","source":"Crossref","is-referenced-by-count":1,"title":["Hiding Cache Miss Penalty Using Priority-based Execution for Embedded Processors"],"prefix":"10.1109","author":[{"given":"Sanghyun","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aviral","family":"Shrivastava","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunheung","family":"Paek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"article-title":"simplifying hardware for out of order execution using the decoupling paradigm","year":"1997","author":"jones","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604695"},{"journal-title":"Intel 80200 Processor Based on Intel XScale Microarchitecture","year":"0","key":"15"},{"journal-title":"Intel XScale(R) Core Developer's Manual","article-title":"http:\/\/www.intel.com\/design\/intelxscale\/ 273473.htm","year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744331"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878338"},{"key":"12","first-page":"3","article-title":"mibench: a free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"WWC '01 Proceedings of the Workload Characterization 2001 WWC-4 2001 IEEE International Workshop on"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"20","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/ISCA.2002.1003562","article-title":"a large, fast instruction window for tolerating cache misses","author":"lebeck","year":"2002","journal-title":"ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture"},{"year":"0","key":"22"},{"journal-title":"Technical Manual","article-title":"tinyrisc lr4102 microprocessor","year":"0","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.696999"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176234"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/1101868.1101877"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016768"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003559"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/384285.379251"},{"journal-title":"Memory Disambiguation to Facilitate Instruction-Level Parallelism Compilation","year":"1995","author":"gallagher","key":"10"},{"journal-title":"reference manual","article-title":"arm7tdmi (rev 4) technical","year":"0","key":"1"},{"journal-title":"SC1000-Family Processor Core Reference Manual","year":"2004","author":"starcore","key":"30"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991128"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106979"},{"key":"32","article-title":"dspstone: a dsp-oriented benchmarking methodology","author":"zivojnovic","year":"1994","journal-title":"Proceedings of Signal Processing Applications and Technology"},{"year":"0","key":"5"},{"year":"0","key":"31"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377906"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263597"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.53"}],"event":{"name":"2008 Design, Automation and Test in Europe","start":{"date-parts":[[2008,3,10]]},"location":"Munich, Germany","end":{"date-parts":[[2008,3,14]]}},"container-title":["2008 Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4475437\/4484624\/04484840.pdf?arnumber=4484840","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,25]],"date-time":"2024-02-25T04:12:46Z","timestamp":1708834366000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484840\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/date.2008.4484840","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}