{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:06:09Z","timestamp":1759147569559,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/date.2008.4484841","type":"proceedings-article","created":{"date-parts":[[2008,4,15]],"date-time":"2008-04-15T18:15:51Z","timestamp":1208283351000},"page":"1196-1201","source":"Crossref","is-referenced-by-count":2,"title":["Instruction Cache Energy Saving Through Compiler Way-Placement"],"prefix":"10.1109","author":[{"given":"Timothy M.","family":"Jones","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandro","family":"Bartolini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruno","family":"De Bus","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Cavazos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael F.P.","family":"O'Boyle","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","article-title":"diablo: a reliable, retargetable and extensible link-time rewriting framework","author":"van put","year":"2005","journal-title":"ISSPLT"},{"key":"16","article-title":"highly-associative caches for low-power processors","author":"zhang","year":"2000","journal-title":"Koolchips Workshop (MICRO-33)"},{"key":"13","article-title":"a 160-mhz, 32-b, 0.5-w cmos risc microprocessor","volume":"31","author":"montanaro","year":"1996","journal-title":"IEEE JSSC"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"12","article-title":"way memoization to reduce fetch energy in instruction caches","author":"ma","year":"2001","journal-title":"WCED (ISCA-28)"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/997163.997180"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/92.845897"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"journal-title":"Intel XScale Microarchitecture","year":"0","key":"7"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1145\/313817.313948","article-title":"way-predicting set-associative cache for high performance and low energy consumption","author":"inoue","year":"1999","journal-title":"ISLPED"},{"key":"5","article-title":"towards efficient supercomputing: a quest for the right metric","author":"hsu","year":"2005","journal-title":"HP-PAC"},{"key":"4","article-title":"mibench: a free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"WWC-4 (MICRO-34)"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010380"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195548"}],"event":{"name":"2008 Design, Automation and Test in Europe","start":{"date-parts":[[2008,3,10]]},"location":"Munich, Germany","end":{"date-parts":[[2008,3,14]]}},"container-title":["2008 Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4475437\/4484624\/04484841.pdf?arnumber=4484841","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T02:56:00Z","timestamp":1497754560000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484841\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/date.2008.4484841","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}