{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T03:38:38Z","timestamp":1725507518829},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/date.2008.4484849","type":"proceedings-article","created":{"date-parts":[[2008,4,15]],"date-time":"2008-04-15T22:15:51Z","timestamp":1208297751000},"page":"1244-1249","source":"Crossref","is-referenced-by-count":1,"title":["An Open-Loop Flow Control Scheme Based on the Accurate Global Information of On-Chip Communication"],"prefix":"10.1109","author":[{"given":"Woo-Cheol","family":"Kwon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung-Min","family":"Hong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungjoo","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Byeong","family":"Min","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyu-Myung","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soo-Kwan","family":"Eo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Design Challenge of a QuadHDTV Video Decoder","year":"2007","author":"lin","key":"17"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253765"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1086228.1086232"},{"journal-title":"Data Networks","year":"1992","author":"bertsekas","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839493(410) 24"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2003.822638"},{"year":"0","key":"3"},{"year":"0","key":"2"},{"key":"1","article-title":"a 160gb\/s interface design configuration for multichip lsi","author":"ezaki","year":"2004","journal-title":"Proc ISSCC"},{"journal-title":"AMBA3 protocol and components","year":"0","key":"10"},{"year":"0","key":"7"},{"journal-title":"The Landscape of Parallel Computing Research A View from Berkeley","year":"0","author":"asanovic","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"},{"journal-title":"Intel TeraScale Computing","year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1081081.1081138"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"}],"event":{"name":"2008 Design, Automation and Test in Europe","start":{"date-parts":[[2008,3,10]]},"location":"Munich, Germany","end":{"date-parts":[[2008,3,14]]}},"container-title":["2008 Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4475437\/4484624\/04484849.pdf?arnumber=4484849","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T15:39:14Z","timestamp":1489678754000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484849\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/date.2008.4484849","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}