{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:53:46Z","timestamp":1725771226684},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/date.2008.4484870","type":"proceedings-article","created":{"date-parts":[[2008,4,15]],"date-time":"2008-04-15T22:15:51Z","timestamp":1208297751000},"page":"1402-1407","source":"Crossref","is-referenced-by-count":3,"title":["Variation tolerant NoC design by means of self-calibrating links"],"prefix":"10.1109","author":[{"given":"Medardoni","family":"Simone","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcello","family":"Lajolo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"1996","author":"rabaey","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/SPI.2007.4512195"},{"key":"18","doi-asserted-by":"crossref","first-page":"846","DOI":"10.1109\/ICVD.2005.84","article-title":"dual-edge triggered static pulsed flip-flops","author":"ghadiri","year":"2005","journal-title":"Proc Int Conf VLSI Design"},{"year":"0","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2007.4427438"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250703"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/92.845893"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.113"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2006.321983"},{"key":"3","article-title":"scalability analysis of evolving soc interconnect protocols","author":"ruggiero","year":"2004","journal-title":"Int Symp System-on-Chip"},{"key":"20","first-page":"185","article-title":"c-based design of a flexible wrapper for tiled networks on chip","author":"garg","year":"2006","journal-title":"Proceedings of FDL'06 - Forum on Specification and Design Languages"},{"journal-title":"Tilera Corporation","year":"0","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.11"},{"year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581221"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996588"},{"journal-title":"Networks on Chips - Technology and Tools","year":"2006","author":"benini","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.834241"}],"event":{"name":"2008 Design, Automation and Test in Europe","start":{"date-parts":[[2008,3,10]]},"location":"Munich, Germany","end":{"date-parts":[[2008,3,14]]}},"container-title":["2008 Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4475437\/4484624\/04484870.pdf?arnumber=4484870","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:56:00Z","timestamp":1497768960000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484870\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/date.2008.4484870","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}