{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T12:06:07Z","timestamp":1725710767305},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/date.2008.4484872","type":"proceedings-article","created":{"date-parts":[[2008,4,15]],"date-time":"2008-04-15T22:15:51Z","timestamp":1208297751000},"page":"1414-1419","source":"Crossref","is-referenced-by-count":15,"title":["Developing Mesochronous Synchronizers to Enable 3D NoCs"],"prefix":"10.1109","author":[{"given":"Igor","family":"Loi","sequence":"first","affiliation":[]},{"given":"Federico","family":"Angiolini","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.4108\/ICST.NANONET2007.2033"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2003.1232824"},{"article-title":"cost-optimization and chip implementation of on-chip network","year":"0","author":"lee","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1268991"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"},{"key":"15","first-page":"152","article-title":"a 51mw 1.6ghz on-chip network for low-power heterogeneous soc platform","author":"lee","year":"2004","journal-title":"IEEE Int Solid-State Circuits Conf 2004 Dig Tech Papers"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.18"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863753"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050210"},{"key":"14","first-page":"258","article-title":"a telecom baseband circuit-based on an asynchronous network-on-chip","author":"lattard","year":"2007","journal-title":"Proc International Solid State Circuits Conference"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/11556930_59"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"year":"0","key":"21"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/NANONET.2006.346236"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364459"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118344"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313226"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.34"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"year":"0","key":"27"},{"key":"28","first-page":"274","article-title":"the design and test of a smartcard chip using a chain self-timed network-on-chip","author":"plana","year":"2004","journal-title":"Proc Design Automation Test Europe Conf Exhibition"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.11"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044296"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888287"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/95402"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888287"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.13"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.7"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.17"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2004.1319380"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.10"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/NANONET.2006.346233"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.79"}],"event":{"name":"2008 Design, Automation and Test in Europe","start":{"date-parts":[[2008,3,10]]},"location":"Munich, Germany","end":{"date-parts":[[2008,3,14]]}},"container-title":["2008 Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4475437\/4484624\/04484872.pdf?arnumber=4484872","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T15:52:27Z","timestamp":1489679547000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484872\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/date.2008.4484872","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}