{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:01:03Z","timestamp":1725670863060},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/date.2008.4484873","type":"proceedings-article","created":{"date-parts":[[2008,4,15]],"date-time":"2008-04-15T22:15:51Z","timestamp":1208297751000},"page":"1420-1425","source":"Crossref","is-referenced-by-count":3,"title":["Memory Organization with Multi-Pattern Parallel Accesses"],"prefix":"10.1109","author":[{"given":"Arseni","family":"Vitkovski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgi","family":"Kuzmanov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgi","family":"Gaydadjiev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/12.76404"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1201\/9780203913185.ch4"},{"key":"10","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2006.1649572"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224157"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2005.864345"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/71.914779"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223171"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119777"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.110"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/12.381949"},{"key":"12","article-title":"architecture and implementation of the 2d memory with multi-pattern parallel accesses","author":"vitkovski","year":"0","journal-title":"Tech Rep"}],"event":{"name":"2008 Design, Automation and Test in Europe","start":{"date-parts":[[2008,3,10]]},"location":"Munich, Germany","end":{"date-parts":[[2008,3,14]]}},"container-title":["2008 Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4475437\/4484624\/04484873.pdf?arnumber=4484873","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T15:35:59Z","timestamp":1489678559000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484873\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/date.2008.4484873","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}