{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:02:29Z","timestamp":1730214149149,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/date.2008.4484876","type":"proceedings-article","created":{"date-parts":[[2008,4,15]],"date-time":"2008-04-15T18:15:51Z","timestamp":1208283351000},"page":"1438-1443","source":"Crossref","is-referenced-by-count":2,"title":["Process Variation Aware Issue Queue Design"],"prefix":"10.1109","author":[{"given":"Raghavendra","family":"K","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Madhu","family":"Mutyam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"19"},{"key":"17","first-page":"1396","article-title":"adaptive body bias for reducing impacts of die-to-die and within-die variations on microprocessor frequency and leakage","volume":"37","author":"tschanz","year":"2002","journal-title":"JSSC"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2004.1356522"},{"key":"16","article-title":"reducing delay and power consumption of the wakeup logic through instruction packing and tag memoization","author":"sharkey","year":"2004","journal-title":"PACS"},{"year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10013"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937452"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320819"},{"key":"21","article-title":"modeling and testing of sram for new failure mechanisms due to process variations in nanoscale cmos","volume":"292 297","author":"chen","year":"2005","journal-title":"VTS"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903249"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"23","first-page":"15","article-title":"yield-aware cache architectures","author":"ozdemir","year":"2006","journal-title":"MICRO'06"},{"article-title":"complexity effective superscalar processors","year":"1998","author":"palacharla","key":"24"},{"key":"25","article-title":"a scalable instruction queue design using dependence chains","volume":"318 329","author":"raasch","year":"2002","journal-title":"ISCA"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817120"},{"journal-title":"Benchmark","year":"2000","key":"3"},{"journal-title":"SimpleScalar toolset","year":"0","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003560"},{"year":"2005","key":"1"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.166"},{"key":"5","article-title":"speed binning aware design methodology to improve profit under process variations","volume":"712 717","author":"datta","year":"2006","journal-title":"ASPDAC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852159"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808593"}],"event":{"name":"2008 Design, Automation and Test in Europe","start":{"date-parts":[[2008,3,10]]},"location":"Munich, Germany","end":{"date-parts":[[2008,3,14]]}},"container-title":["2008 Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4475437\/4484624\/04484876.pdf?arnumber=4484876","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T12:03:01Z","timestamp":1489665781000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484876\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/date.2008.4484876","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}