{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:49:55Z","timestamp":1725490195471},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/date.2008.4484885","type":"proceedings-article","created":{"date-parts":[[2008,4,15]],"date-time":"2008-04-15T18:15:51Z","timestamp":1208283351000},"page":"1492-1497","source":"Crossref","is-referenced-by-count":3,"title":["Retargetable Code Optimization for Predicated Execution"],"prefix":"10.1109","author":[{"given":"M.","family":"Hohenauer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Engel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Leupers","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Ascheid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Meyr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gerrit","family":"Bette","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Balpreet","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2003.1191544"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349303"},{"journal-title":"Path Analysis and Renaming for Predicated Instruction Scheduling International Journal of Parallel Programming","year":"2000","author":"carter","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645801"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2000.888332"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1993.283949"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.696999"},{"year":"0","key":"11"},{"year":"0","key":"12"},{"journal-title":"GNU Compiler Collection","year":"0","key":"21"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2003.1191543"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307462"},{"key":"23","doi-asserted-by":"crossref","first-page":"256","DOI":"10.1145\/500001.500061","article-title":"functional abstraction driven design space exploration of heterogeneous programmable architectures","author":"mishra","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913383"},{"journal-title":"An Infrastructure for Research in Instruction-Level Parallelism","year":"0","key":"25"},{"journal-title":"Xtensa C","year":"0","key":"26"},{"journal-title":"A Methodology and Tool Suite for C Compiler Generation from ADL Processor Models Design Automation & Test in Europe (DATE)","year":"2004","author":"hohenauer","key":"27"},{"journal-title":"Advanced Compiler Design & Implementation","year":"1997","author":"muchnik","key":"28"},{"journal-title":"DSPstone","year":"0","key":"29"},{"key":"3","article-title":"application specific microprocessors (guest editors' introduction)","author":"oraioglu","year":"2003","journal-title":"IEEE Design & Test Magazine"},{"key":"2","article-title":"customized instruction sets for embedded processors","author":"fisher","year":"1999","journal-title":"Design Automation Conference"},{"journal-title":"Texas Instruments The VelociTI architecture of the TMS320C6x","year":"0","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/b136892"},{"journal-title":"Mediabench","year":"0","key":"30"},{"journal-title":"Processor Designer","year":"0","key":"7"},{"journal-title":"CoSy compiler platform","year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/567067.567085"},{"year":"0","key":"31"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176291"},{"journal-title":"Vector Processing as an En abler for Software-Defined Radio in Handheld Devices EURASIP Journal on Applied Signal Processing","year":"2005","author":"van berkel","key":"9"},{"journal-title":"1500 family and TriMedia media processors","year":"0","author":"nexperia","key":"8"}],"event":{"name":"2008 Design, Automation and Test in Europe","start":{"date-parts":[[2008,3,10]]},"location":"Munich, Germany","end":{"date-parts":[[2008,3,14]]}},"container-title":["2008 Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4475437\/4484624\/04484885.pdf?arnumber=4484885","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T02:55:59Z","timestamp":1497754559000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484885\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/date.2008.4484885","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}