{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T10:09:34Z","timestamp":1725444574678},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/date.2008.4484925","type":"proceedings-article","created":{"date-parts":[[2008,4,15]],"date-time":"2008-04-15T18:15:51Z","timestamp":1208283351000},"page":"1103-1106","source":"Crossref","is-referenced-by-count":2,"title":["Test Scheduling for Wafer-Level Test-During-Burn-In of Core-Based SoCs"],"prefix":"10.1109","author":[{"given":"Sudarshan","family":"Bahukudumbi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Richard","family":"Kacprowicz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Innovative burn-in testing for SoC devices with high power dissipation","year":"0","key":"13"},{"key":"11","article-title":"cycle-accurate test power modeling and its application to soc test scheduling","author":"samii","year":"2006","journal-title":"Proc Int Test Conf"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.801102"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232260"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/24.589957"},{"journal-title":"Technology Roadmap for Semiconductors","year":"2005","author":"int","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2004.1315436"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639638"},{"article-title":"wafer-level burn-in and test","year":"2000","author":"khandros","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.50"},{"year":"0","key":"4"},{"key":"9","first-page":"1","article-title":"thermal challenges during microprocessor testing","author":"tadayon","year":"2000","journal-title":"Intel Technology Journal"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014916913577"}],"event":{"name":"2008 Design, Automation and Test in Europe","start":{"date-parts":[[2008,3,10]]},"location":"Munich, Germany","end":{"date-parts":[[2008,3,14]]}},"container-title":["2008 Design, Automation and Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4475437\/4484624\/04484925.pdf?arnumber=4484925","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T11:54:16Z","timestamp":1489665256000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484925\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/date.2008.4484925","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}