{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:02:26Z","timestamp":1771700546208,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090629","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:39Z","timestamp":1361279799000},"page":"33-38","source":"Crossref","is-referenced-by-count":20,"title":["An ILP formulation for task mapping and scheduling on multi-core architectures"],"prefix":"10.1109","author":[{"family":"Ying Yi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wei Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xin Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.T.","family":"Erdogan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Arslan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.21"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2008.4570795"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494313"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912133"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466125"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243950"},{"key":"5","article-title":"parallel modeling paradigm in multimedia applications: mapping and scheduling onto a multi-processor system-on-chip platform","author":"pazos","year":"2004","journal-title":"Proceedings of the International Global Signal Processing Conference"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2004.1333251"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2008.4641476"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364574"},{"key":"11","author":"david culler","year":"1999","journal-title":"Parallel Computer Architecture A Hardware\/Software Approach"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","location":"Nice","start":{"date-parts":[[2009,4,20]]},"end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090629.pdf?arnumber=5090629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T13:39:15Z","timestamp":1489757955000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5090629\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090629","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}