{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:55:48Z","timestamp":1742381748935,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090638","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:39Z","timestamp":1361297799000},"page":"87-92","source":"Crossref","is-referenced-by-count":10,"title":["Masking timing errors on speed-paths in logic circuits"],"prefix":"10.1109","author":[{"given":"M.R.","family":"Choudhury","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Mohanram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.16"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/43.644041"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-6069-9_5"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/12.53596"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/43.229762"},{"key":"13","first-page":"51","article-title":"online timing analysis for wearout detection","author":"blome","year":"2006","journal-title":"Workshop on Architectural Reliability"},{"key":"14","first-page":"276","article-title":"detecting emerging wearout faults","author":"smolens","year":"2007","journal-title":"Workshop on Silicon Errors in Logic - System Effects"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310781"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373409"},{"key":"20","first-page":"149","article-title":"enhancing design robustness with reliability-aware resynthesis and logic simulation","author":"krishnaswamy","year":"2007","journal-title":"Proc Intl Conference Computer-aided Design"},{"key":"22","first-page":"976","article-title":"An Efficient Mechanism for Performance Optimization of Variable-Latency Designs","author":"yu-shih su","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050194"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.77"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.41"},{"key":"26","doi-asserted-by":"crossref","first-page":"425","DOI":"10.1145\/196244.196448","article-title":"performance optimization using exact sensitization","author":"saldanha","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/43.700720"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/12.795120"},{"volume":"1","journal-title":"Fault-Tolerant Computing Theory and Techniques","year":"1986","key":"3"},{"key":"2","first-page":"329","article-title":"design and cad challenges in 45nm cmos and beyond","author":"frank","year":"2006","journal-title":"Proc Intl Conference Computer-aided Design"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2003.1214360"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/92.486086"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292318"},{"journal-title":"Error Detection Circuits","year":"1993","author":"go?ssel","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523227"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090638.pdf?arnumber=5090638","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:09:41Z","timestamp":1602691781000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5090638"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090638","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}