{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:35:43Z","timestamp":1725489343466},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090659","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:39Z","timestamp":1361279799000},"page":"208-213","source":"Crossref","is-referenced-by-count":6,"title":["Cache aware compression for processor debug support"],"prefix":"10.1109","author":[{"given":"A.","family":"Vishnoi","sequence":"first","affiliation":[]},{"given":"P.R.","family":"Panda","sequence":"additional","affiliation":[]},{"given":"M.","family":"Balakrishnan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878345"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ECBS.2006.52"},{"key":"15","article-title":"adaptive cache compression for high-performance processors","author":"alameldeen","year":"2004","journal-title":"ISCA"},{"key":"16","article-title":"design and evaluation of a selective compressed memory system","author":"lee","year":"1999","journal-title":"ICCD"},{"year":"0","key":"13"},{"key":"14","article-title":"crames: compressed ram for embedded systems","author":"yang","year":"2005","journal-title":"CODES+ISSS"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010595"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-45937-5_4","article-title":"data compression transformations for dynamically allocated data structures","author":"zhang","year":"2002","journal-title":"Proc Int l Conf Compiler Construction (CC)"},{"journal-title":"CACTI 3 0 An integrated cache timing power and area model","year":"2001","author":"shivakumar","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364595"},{"journal-title":"Dinero IV Trace-Driven Uniprocessor Cache Simulator","year":"0","author":"edler","key":"20"},{"year":"0","key":"2"},{"key":"1","first-page":"514","article-title":"Automatic generation of breakpoint hardware for silicon debug","author":"vermeulen","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/12.888055"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1977.1055714"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.452.0271"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.1996.546466"},{"key":"4","article-title":"cachecompress: a novel approach for test data compression with cache for ip embedded cores","author":"fang","year":"0","journal-title":"ICCAD 2007"},{"key":"9","article-title":"hardware efficient updating technique for lzw codec design","author":"su","year":"1997","journal-title":"ISCAS"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1023\/A:1026559601791","article-title":"a hardware architecture for the lzw compression and decompression algorithms based on parallel dictionaries","author":"lin","year":"2000","journal-title":"J VLSI Signal Process Syst"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation &amp; Test in Europe Conference &amp; Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090659.pdf?arnumber=5090659","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T11:12:34Z","timestamp":1602673954000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5090659"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090659","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}