{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:38:03Z","timestamp":1764783483983,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090666","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:39Z","timestamp":1361279799000},"page":"250-255","source":"Crossref","is-referenced-by-count":50,"title":["Aelite: A flit-synchronous Network on Chip with composable and predictable services"],"prefix":"10.1109","author":[{"given":"A.","family":"Hansson","sequence":"first","affiliation":[]},{"given":"M.","family":"Subburaman","sequence":"additional","affiliation":[]},{"given":"K.","family":"Goossens","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/5.381846"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/49.62819"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364399"},{"article-title":"asynchronous tdma networks on chip","year":"2007","author":"felicijan","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364416"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/NANONET.2006.346236"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.14"},{"key":"11","article-title":"xpipes lite: a synthesis oriented design library for networks on chips","author":"stergiou","year":"2005","journal-title":"Proc DATE"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378785"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.7"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.14"},{"key":"1","article-title":"dynamic reconfiguration of streaming graphs on a heterogeneous multiprocessor architecture","volume":"5683","author":"rutten","year":"2005","journal-title":"IS&T\/SPIE Electron Imag"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836791"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.10"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.11"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364667"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/NANONET.2006.346219"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269001"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090666.pdf?arnumber=5090666","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T13:41:00Z","timestamp":1489758060000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5090666\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090666","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}