{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:47:19Z","timestamp":1759146439039,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090668","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:39Z","timestamp":1361279799000},"page":"262-267","source":"Crossref","is-referenced-by-count":17,"title":["Synthesis of low-overhead configurable source routing tables for network interfaces"],"prefix":"10.1109","author":[{"given":"I.","family":"Loi","sequence":"first","affiliation":[]},{"given":"F.","family":"Angiolini","sequence":"additional","affiliation":[]},{"given":"L.","family":"Benini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.39"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.53"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2005.1596991"},{"year":"0","key":"23"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1007\/11796435_38"},{"key":"24","first-page":"421","volume":"26","author":"angiolini","year":"2007","journal-title":"A layout-aware analysis of networks-on-chip and traditional interconnects for mpsocs"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.10"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2003.813040"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.003"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364414"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2004.1411133"},{"journal-title":"Physical Compiler","year":"0","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380846"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/43.828553"},{"article-title":"survey of network-on-chip proposals","year":"2008","author":"salminen","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966758"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183554"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560070"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240887"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840047"},{"key":"8","first-page":"355","article-title":"designing application-specific networks on chips with floorplan information","author":"murali","year":"2006","journal-title":"Proceedings of the 2006 International Conference on Computer-Aided Design (ICCAD)"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090668.pdf?arnumber=5090668","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T13:41:01Z","timestamp":1489758061000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5090668\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090668","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}