{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T10:55:01Z","timestamp":1725533701137},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090669","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:39Z","timestamp":1361297799000},"page":"268-273","source":"Crossref","is-referenced-by-count":8,"title":["SCORES: A scalable and parametric streams-based communication architecture for modular reconfigurable systems"],"prefix":"10.1109","author":[{"given":"A.","family":"Jara-Berrocal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Gordon-Ross","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"15"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269230"},{"year":"2008","key":"14"},{"key":"11","first-page":"130","article-title":"a parametric study of scalable interconnects on fpgas","author":"wang","year":"2006","journal-title":"ERSA"},{"key":"12","first-page":"169","article-title":"socin: a parametric and scalable network on chip","author":"zerferino","year":"2003","journal-title":"SBCCI"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"year":"2008","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2005.7"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057769"},{"key":"7","first-page":"795","article-title":"interconnection networks enable fine-grain dynamic multi-tasking on fpgas","author":"marescaux","year":"0","journal-title":"FPL 2002"},{"journal-title":"International Technology Roadmap for Semiconductors 2007 In http","year":"2007","key":"6"},{"key":"5","first-page":"684","article-title":"route packets, not wires: on-chip inter-connection networks","author":"dally","year":"2001","journal-title":"DATE"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.109"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902203"},{"journal-title":"Mentor Graphics","year":"2008","key":"8"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090669.pdf?arnumber=5090669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:12:15Z","timestamp":1602688335000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5090669"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090669","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}