{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:37:44Z","timestamp":1761323864105,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090676","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:39Z","timestamp":1361279799000},"page":"300-303","source":"Crossref","is-referenced-by-count":20,"title":["Bitstream relocation with local clock domains for partially reconfigurable FPGAs"],"prefix":"10.1109","author":[{"given":"A.","family":"Flynn","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Gordon-Ross","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.D.","family":"George","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2006","article-title":"triple module redundancy design techniques for virtex fpgas","key":"13"},{"volume":"ug190","year":"2008","article-title":"virtex-5 fpga user guide","key":"14"},{"year":"2006","journal-title":"Early Access Partial Reconfiguration User Guide","key":"11"},{"year":"2006","article-title":"ise 8.1i development system reference guide","key":"12"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/ASPDAC.2005.1466245"},{"key":"2","article-title":"reconfigurable fault tolerance for fpga-based space computing","author":"cieslewski","year":"2008","journal-title":"Proc of Military and Aerospace Programmable Logic Devices Conference 2008 (MAPLD)"},{"key":"1","article-title":"correcting single-event upsets in virtex-4 platform fpga configuration memory","volume":"xapp988","author":"carmichael","year":"2008"},{"year":"2004","journal-title":"Virtex series configuration architecture user guide","key":"10"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1145\/1117201.1117216"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/DATE.2009.5090669"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/SPL.2008.4547769"},{"key":"4","article-title":"support for bufr in partial reconfigurable modules","volume":"wp344","author":"eto","year":"2008"},{"year":"2008","article-title":"virtex-4 fpga user guide","key":"9"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/AHS.2007.108"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090676.pdf?arnumber=5090676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T11:13:10Z","timestamp":1602673990000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5090676"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090676","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}