{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:18:55Z","timestamp":1772569135983,"version":"3.50.1"},"reference-count":40,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090700","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:39Z","timestamp":1361297799000},"page":"423-428","source":"Crossref","is-referenced-by-count":468,"title":["ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration"],"prefix":"10.1109","author":[{"given":"A.B.","family":"Kahng","sequence":"first","affiliation":[]},{"family":"Bin Li","sequence":"additional","affiliation":[]},{"family":"Li-Shiuan Peh","sequence":"additional","affiliation":[]},{"given":"K.","family":"Samadi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"381","article-title":"system-level power and performance modeling of gals point-to-point communication interfaces","author":"niyogi","year":"2005","journal-title":"Proc ISLPED"},{"key":"35","year":"0"},{"key":"17","first-page":"63","article-title":"a 4.6tbits\/s 3.6ghz single-cycle noc router with a novel switch allocator in 65nm cmos","author":"kumar","year":"2007","journal-title":"Proc ICCD"},{"key":"36","year":"2006","journal-title":"Integrated Multiprocessor Core"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"33","year":"0","journal-title":"Synopsys Design Compiler"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253186"},{"key":"34","year":"0"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"39","year":"0","journal-title":"LEF\/DEF Exchange Format"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"14","first-page":"62","article-title":"architecture of the scalable communications core's network on chip","author":"iiitzky","year":"2007","journal-title":"IEEE Micro"},{"key":"37","year":"0","journal-title":"Predictive Technology Model"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349339"},{"key":"38","author":"file","year":"0","journal-title":"Format"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195549"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628902"},{"key":"40","year":"0"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1142980.1142982"},{"key":"23","year":"0"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380806"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"26","first-page":"2","article-title":"evaluation of the raw microprocessor: an exposed-wire-delay architecture for ilp and streams","author":"taylor","year":"2004","journal-title":"Proc ISCA"},{"key":"27","article-title":"cacti 5.1","author":"thoziyoor","year":"2008"},{"key":"28","article-title":"power-efficient design of on-chip interconnection networks","author":"wang","year":"2005"},{"key":"29","first-page":"294","article-title":"orion: a power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Proc MICRO"},{"key":"3","first-page":"318","article-title":"system level power modeling and simulation of high-end industrial network-on-chip","author":"bona","year":"2004","journal-title":"Proc DATE"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269067"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023849"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.6"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337436"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231841"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483952"},{"key":"32","year":"0"},{"key":"5","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996626"},{"key":"4","article-title":"energy models for network-on-chip components","author":"bhat","year":"2005"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808433"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","location":"Nice","start":{"date-parts":[[2009,4,20]]},"end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090700.pdf?arnumber=5090700","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T17:37:29Z","timestamp":1489772249000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5090700\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090700","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}