{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:23:35Z","timestamp":1771705415599,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090704","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:39Z","timestamp":1361279799000},"page":"433-435","source":"Crossref","is-referenced-by-count":68,"title":["MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues"],"prefix":"10.1109","author":[{"given":"S.","family":"Matsunaga","sequence":"first","affiliation":[]},{"given":"J.","family":"Hayakawa","sequence":"additional","affiliation":[]},{"given":"S.","family":"Ikeda","sequence":"additional","affiliation":[]},{"given":"K.","family":"Miura","sequence":"additional","affiliation":[]},{"given":"T.","family":"Endoh","sequence":"additional","affiliation":[]},{"given":"H.","family":"Ohno","sequence":"additional","affiliation":[]},{"given":"T.","family":"Hanyu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1063\/1.2930873"},{"key":"11","volume":"1","author":"matsunaga","year":"2008","journal-title":"Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4.910495"},{"key":"3","first-page":"208","article-title":"ferroelectric-based functional pass-gate for fine-grain pipelined vlsi computation","author":"hanyu","year":"2002","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1969.222754"},{"key":"1","year":"0"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2007.4510962"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e88-a.6.1408"},{"key":"6","year":"0"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827802"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234248"},{"key":"9","article-title":"tasmram based non-volatile fpga logic circuit","author":"zhao","year":"2007","journal-title":"Proc IEEE Int Conf Field-Programmable Technology (ICFPT)"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.894617"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","location":"Nice","start":{"date-parts":[[2009,4,20]]},"end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090704.pdf?arnumber=5090704","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T13:39:17Z","timestamp":1489757957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5090704\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090704","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}