{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:57:36Z","timestamp":1729630656107,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090723","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:39Z","timestamp":1361279799000},"page":"542-547","source":"Crossref","is-referenced-by-count":4,"title":["Heterogeneous coarse-grained processing elements: A template architecture for embedded processing acceleration"],"prefix":"10.1109","author":[{"given":"G.","family":"Ansaloni","sequence":"first","affiliation":[]},{"given":"P.","family":"Bonzini","sequence":"additional","affiliation":[]},{"given":"L.","family":"Pozzi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Xilinx Website","year":"0","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"18","article-title":"tensilica cpu bends to designers' will","author":"turley","year":"1999","journal-title":"Microprocessor Report"},{"year":"2006","key":"15"},{"key":"16","first-page":"2","article-title":"iterative modulo scheduling","volume":"24","author":"ramakrishna rau","year":"1996","journal-title":"Int J Parallel Process"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-73625-7_18"},{"key":"14","first-page":"166","article-title":"dresc: a retargetable compiler for coarse-grained reconfigurable architectures","author":"mei","year":"2002","journal-title":"Proc FPT"},{"key":"11","article-title":"eembc releases first benchmarks","author":"halfhill","year":"2000","journal-title":"Microprocessor Report"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244088"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2008.4570782"},{"year":"0","key":"1"},{"key":"10","article-title":"arc cores encourages \"plug-ins","author":"halfhill","year":"2000","journal-title":"Microprocessor Report"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364559"},{"key":"6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/978-3-540-71431-6_1","article-title":"architectural exploration of the adres coarse-grained reconfigurable array","volume":"4419","author":"bouwens","year":"2007","journal-title":"Lecture Notes in Computer Science"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001863"},{"journal-title":"Bitwise benchmarks","year":"0","key":"4"},{"key":"9","first-page":"3","article-title":"mibench: a free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc of WWC"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855965"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090723.pdf?arnumber=5090723","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:11Z","timestamp":1498016891000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5090723\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090723","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}