{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T17:58:13Z","timestamp":1772301493714,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090742","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:39Z","timestamp":1361297799000},"page":"622-627","source":"Crossref","is-referenced-by-count":45,"title":["Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis"],"prefix":"10.1109","author":[{"given":"M.H.","family":"Ben Jamaa","sequence":"first","affiliation":[]},{"given":"K.","family":"Mohanram","sequence":"additional","affiliation":[]},{"given":"G.","family":"De Micheli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863196"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391555"},{"key":"13","article-title":"abc logic synthesis tool","year":"0"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193833"},{"key":"11","article-title":"stanford university cntfet model","year":"0"},{"key":"12","author":"weste","year":"0","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2007.77"},{"key":"2","doi-asserted-by":"crossref","first-page":"974","DOI":"10.1126\/science.1133781","article-title":"selective etching of metallic carbon nanotubes by gas-phase reaction","volume":"314","author":"zhang","year":"2006","journal-title":"Science"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373592"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1849"},{"key":"7","first-page":"339","article-title":"programmable logic circuits based on ambipolar cnfet","author":"ben-jamaa","year":"2008","journal-title":"Proc Design Automation Conference"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907835"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.851427"},{"key":"4","doi-asserted-by":"crossref","first-page":"958","DOI":"10.1145\/1278480.1278716","article-title":"automated design of misaligned-carbon-nanotube-immune circuits","author":"patil","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5139-3"},{"key":"8","first-page":"543","article-title":"whirlpool plas: a regular logic structure and their synthesis","author":"mo","year":"2002","journal-title":"Proc Intl Conference Computer-aided Design"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","location":"Nice","start":{"date-parts":[[2009,4,20]]},"end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090742.pdf?arnumber=5090742","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:10:01Z","timestamp":1602688201000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5090742"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090742","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}