{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:04:23Z","timestamp":1761581063148},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090757","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:39Z","timestamp":1361279799000},"page":"712-717","source":"Crossref","is-referenced-by-count":4,"title":["Improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits"],"prefix":"10.1109","author":[{"given":"S.","family":"Ali","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Li Ke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Wilcock","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Wilson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Predicting the phase noise and jitter of PLL-based frequency synthesizers","year":"0","author":"kundert","key":"13"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.129"},{"journal-title":"Multi-Objective Optimization Using Evolutionary Algorithms","year":"2001","author":"deb","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968646"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776073"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806598"},{"year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.116"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229165"},{"year":"0","key":"5"},{"key":"4","article-title":"holmes: capturing the yieldoptimized design space boundaries of analogue and rf integrated circuits","author":"smedt","year":"2003","journal-title":"Proc Design Automation Test Eur"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/514028.514030"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090757.pdf?arnumber=5090757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T00:33:39Z","timestamp":1489797219000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5090757\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090757","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}