{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T03:18:22Z","timestamp":1725419902716},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090764","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:39Z","timestamp":1361279799000},"page":"749-754","source":"Crossref","is-referenced-by-count":3,"title":["aEqualized: A novel routing algorithm for the Spidergon Network On Chip"],"prefix":"10.1109","author":[{"given":"N.","family":"Concer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Iamundo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Bononi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/AINA.2007.31"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.45"},{"key":"12","article-title":"mpeg-4 performance analysis for cdma network on chip","author":"kim","year":"2005","journal-title":"Proc Int Conf Communications Circuits and Systems"},{"journal-title":"Networks on Chips Technology and Tools (Systems on Silicon)","year":"2006","author":"micheli","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"1","article-title":"networks on chip: a new paradigm for systems on chip design","author":"de micheli","year":"2002","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"key":"10","doi-asserted-by":"crossref","DOI":"10.1201\/9781420044720","author":"coppola","year":"2008","journal-title":"Design of Cost-Ef cient Interconnect Processing Units Spidergon STNoC"},{"key":"7","article-title":"designing application-specific networks on chips with floorplan information","author":"murali","year":"0","journal-title":"Proceedings of the International Conference on Computer-aided design (ICCAD)'06"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341521"},{"journal-title":"Interconnection Networks An Engineering Approach","year":"2002","author":"duato","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243841"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357983"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090764.pdf?arnumber=5090764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:08Z","timestamp":1498016888000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5090764\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090764","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}