{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T20:40:06Z","timestamp":1746045606354},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090765","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:39Z","timestamp":1361279799000},"page":"755-760","source":"Crossref","is-referenced-by-count":4,"title":["Group-caching for NoC based multicore cache coherent systems"],"prefix":"10.1109","author":[{"family":"Wang Zuo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shi Feng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zuo Qi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ji Weixing","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Li Jiaxin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Deng Ning","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xue Licheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tan Yuan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Qiao Baojun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"339","article-title":"interconnect-aware coherence protocols for chip multiprocessors","author":"cheng liqun","year":"0","journal-title":"33rd International Symposium on Computer Architecture 2006 Preceedings"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"year":"0","key":"17"},{"key":"18","article-title":"dbmbench: fast and accurate database workload representation on modern microarchitecture","author":"shao","year":"2005","journal-title":"Conference of the Centre for Advanced Studies on Collaborative research"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1178046"},{"key":"16","first-page":"294","article-title":"orion: a power-performance simulator for interconnection networks 35th annual ieee\/acm international symposium on microarchitecture","author":"wang","year":"0","journal-title":"2002 Proceedings"},{"key":"13","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"multifacet's general execution-driven multiprocessor simulator (gems) toolset","author":"martin","year":"2005","journal-title":"Computer Architecture News"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840047"},{"key":"21","first-page":"336","article-title":"victim replication: maximizing capacity while hiding wire delay in tiled cmps","author":"zhang","year":"0","journal-title":"32nd International Symposium on Computer Architecture 2005 Preceedings"},{"year":"0","key":"3"},{"key":"20","first-page":"357","article-title":"optimizing replication, communication, and capacity allocation in cmps 32nd international symposium on computer architecture","author":"chishti","year":"0","journal-title":"2005 proceedings"},{"year":"0","key":"2"},{"key":"1","first-page":"2","article-title":"evaluation of the raw microprocessor: an exposed-wire-delay architecture for ilp and streams 31st annual international symposium on computer architecture","author":"taylor","year":"0","journal-title":"2004 Proceedings"},{"key":"10","first-page":"264","article-title":"cooperative caching for chip multiprocessors","author":"chang jichuan","year":"0","journal-title":"33rd International Symposium on Computer Architecture 2006 Preceedings"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2006.9"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.29"},{"year":"0","key":"4"},{"year":"0","key":"9"},{"key":"8","first-page":"282","article-title":"piranha: a scalable architecture based on single-chip multiprocessing 27th international symposium on computer architecture","author":"barroso","year":"0","journal-title":"2000 Proceedings"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090765.pdf?arnumber=5090765","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:08Z","timestamp":1498016888000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5090765\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090765","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}