{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T05:05:39Z","timestamp":1725426339523},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090798","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:39Z","timestamp":1361279799000},"page":"929-933","source":"Crossref","is-referenced-by-count":5,"title":["A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context."],"prefix":"10.1109","author":[{"given":"A.","family":"Vignon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Cosemans","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Dehaene","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Marchal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Facchini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373427"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.12"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681846"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2007.378921"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373506"},{"key":"5","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1109\/ESSCIR.2006.307588","article-title":"a low power embedded sram for wireless applications","author":"cosemans","year":"2006","journal-title":"Solid-State Circuits Conference 2006 ESSCIRC 2006 Proceedings of the 32nd European"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.2"},{"key":"9","first-page":"525","article-title":"implementing caches in a 3d technology for high performance processors","author":"puttaswamy","year":"2005","journal-title":"Computer Design VLSI in Computers and Processors 2005 ICCD 2005 Proceedings 2005 IEEE International Conference on"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915429"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090798.pdf?arnumber=5090798","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:05Z","timestamp":1498016885000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5090798\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090798","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}