{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:25:10Z","timestamp":1758893110294},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090820","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:39Z","timestamp":1361279799000},"page":"1052-1057","source":"Crossref","is-referenced-by-count":5,"title":["Latency criticality aware on-chip communication"],"prefix":"10.1109","author":[{"family":"Zheng Li","sequence":"first","affiliation":[]},{"family":"Jie Wu","sequence":"additional","affiliation":[]},{"family":"Li Shang","sequence":"additional","affiliation":[]},{"given":"R.P.","family":"Dick","sequence":"additional","affiliation":[]},{"family":"Yihe Sun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"SPLASH2 Website","year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2005.1525999"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250670"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.42"},{"journal-title":"An integrated cache access time cycle time area leakage and dynamic power model","year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.2"},{"key":"12","first-page":"321","article-title":"in-network cache coherence","author":"eisley","year":"2006","journal-title":"Proc Int Symp Microarchitecture"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.9"},{"journal-title":"Tilera TILE64 chip-multiprocessor","year":"0","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378782"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601881"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"6"},{"key":"5","first-page":"98","article-title":"an 80-tile 1.28 tflops network-on-chip in 65nm cmos","author":"vangal","year":"2007","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859896"},{"key":"9","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1145\/1028176.1006717","article-title":"low-latency virtualchannel routers for on-chip networks","author":"mullins","year":"2004","journal-title":"Proc Int Symp Computer Architecture"},{"key":"8","first-page":"122","article-title":"layered switching for networks on chip","author":"zhonghai lu","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090820.pdf?arnumber=5090820","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:07Z","timestamp":1498016887000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5090820\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090820","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}