{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:01:31Z","timestamp":1725411691580},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090830","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:39Z","timestamp":1361279799000},"page":"1112-1117","source":"Crossref","is-referenced-by-count":1,"title":["HLS-l: High-level synthesis of high performance latch-based circuits"],"prefix":"10.1109","author":[{"family":"Seungwhun Paik","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Insup Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Youngsoo Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370513"},{"journal-title":"DesignWare IP Family Reference Guide","year":"2007","author":"synopsys","key":"17"},{"key":"18","first-page":"296","article-title":"storage optimization by replacing some flip-flops with latches","author":"wu","year":"1996","journal-title":"Proc European Design Automation Conf"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/43.908436"},{"journal-title":"User Guide","year":"2007","author":"synopsys","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1997.568065"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1002\/0471723703"},{"key":"11","doi-asserted-by":"crossref","first-page":"210","DOI":"10.1145\/37888.37920","article-title":"real: a program for register allocation","author":"kurdahi","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547536"},{"journal-title":"Closing the Gap between ASIC & Custom","year":"2002","author":"chinnery","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/359094.359101"},{"journal-title":"High level synthesis benchmark","year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.760383"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1287\/opre.9.6.841"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/800158.805069"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.511568"},{"article-title":"cdfg toolkit user's guide","year":"2002","author":"jeon","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.75629"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090830.pdf?arnumber=5090830","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:22Z","timestamp":1498016902000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5090830\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090830","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}