{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T20:17:27Z","timestamp":1725481047301},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090856","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:39Z","timestamp":1361297799000},"page":"1250-1253","source":"Crossref","is-referenced-by-count":4,"title":["Test exploration and validation using transaction level models"],"prefix":"10.1109","author":[{"given":"M.A.","family":"Kochte","sequence":"first","affiliation":[]},{"given":"C.G.","family":"Zoellin","sequence":"additional","affiliation":[]},{"given":"M.E.","family":"Imhof","sequence":"additional","affiliation":[]},{"given":"R.S.","family":"Khaligh","sequence":"additional","affiliation":[]},{"given":"M.","family":"Radetzki","sequence":"additional","affiliation":[]},{"given":"H.-J.","family":"Wunderlich","sequence":"additional","affiliation":[]},{"given":"S.","family":"Di Carlo","sequence":"additional","affiliation":[]},{"given":"P.","family":"Prinetto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"System-on-Chip Test Architectures Nanometer Design for Testability","year":"2007","author":"wang","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6149-3_10"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016742"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700610"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.46"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998316"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003776"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.13"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041841"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2006.373297"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484651"},{"journal-title":"Transaction-Level Modeling with SystemC - TLM Concepts and Applications for Embedded Systems","year":"2005","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917974"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2005.59"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090856.pdf?arnumber=5090856","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:12:26Z","timestamp":1602688346000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5090856"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090856","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}