{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:03:40Z","timestamp":1759147420601},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090871","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:39Z","timestamp":1361297799000},"page":"1332-1337","source":"Crossref","is-referenced-by-count":34,"title":["GCS: High-performance gate-level simulation with GPGPUs"],"prefix":"10.1109","author":[{"given":"D.","family":"Chatterjee","sequence":"first","affiliation":[]},{"given":"A.","family":"DeOrio","sequence":"additional","affiliation":[]},{"given":"V.","family":"Bertacco","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"CUDA Complete Unified Device Architecture","year":"2007","key":"19"},{"article-title":"a survey on parallel logic simulation","year":"0","author":"meister","key":"17"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"micheli","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/158459.158469"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1992.205898"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954674"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/43.137501"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1994.288193"},{"key":"12","article-title":"communication-efficient hardware acceleration for fast functional simulation","author":"kim","year":"2004","journal-title":"Proc DAC"},{"key":"21","article-title":"logic simulation using graphics processors","author":"perinkulam","year":"2007","journal-title":"Proc ITS"},{"journal-title":"Opencores","year":"0","key":"20"},{"key":"22","article-title":"an analysis of several approaches to circuit partitioning for parallel logic simulation","author":"smith","year":"1987","journal-title":"Proc ICCD"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14753"},{"journal-title":"Sun Microsystems OpenSPARC","year":"0","key":"24"},{"journal-title":"Comprehensive Functional Verification","year":"2005","author":"wile","key":"25"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270308"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19960477"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276328"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1109\/43.640619","article-title":"logic emulation with virtual wires","author":"babb","year":"1997","journal-title":"IEEE Trans on CAD"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1260725"},{"key":"6","article-title":"the yorktown simulation engine","author":"denneau","year":"1982","journal-title":"Proc DAC"},{"key":"5","article-title":"cosmos: a compiled simulator for mos circuits","author":"bryant","year":"1987","journal-title":"Proc DAC"},{"journal-title":"Writing Testbenches Functional Verification of HDL Models","year":"2000","author":"bergeron","key":"4"},{"key":"9","doi-asserted-by":"crossref","first-page":"822","DOI":"10.1145\/1391469.1391679","article-title":"towards acceleration of fault simulation using graphics processing units","author":"gulati","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"8","article-title":"exploiting parallelism in a switch-level simulation machine","author":"frank","year":"1986","journal-title":"Proc DAC"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090871.pdf?arnumber=5090871","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:09:40Z","timestamp":1602691780000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5090871"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090871","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}