{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:52:49Z","timestamp":1742403169028},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090873","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:39Z","timestamp":1361297799000},"page":"1344-1348","source":"Crossref","is-referenced-by-count":13,"title":["A new design-for-test technique for SRAM core-cell stability faults"],"prefix":"10.1109","author":[{"given":"A.","family":"Ney","sequence":"first","affiliation":[]},{"given":"L.","family":"Dilillo","sequence":"additional","affiliation":[]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[]},{"given":"S.","family":"Pravossoudovitch","sequence":"additional","affiliation":[]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[]},{"given":"M.","family":"Bastian","sequence":"additional","affiliation":[]},{"given":"V.","family":"Gouin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1992.229919"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347645"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.55188"},{"journal-title":"Testing Semiconductor Memories Theory and Practice","year":"1991","author":"van de goor","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639732"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966731"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"0","key":"1"},{"key":"10","doi-asserted-by":"crossref","first-page":"268","DOI":"10.1109\/ATS.2000.893636","article-title":"detection of sram cell stability by lowering array supply voltage","author":"kwai","year":"2000","journal-title":"Proc IEEE Asia Test Symp"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.881554"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584045"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387366"},{"article-title":"integrated weak write test mode","year":"2001","author":"weiss","key":"9"},{"article-title":"data retention weak write circuit and method of using same","year":"1998","author":"schwarz","key":"8"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090873.pdf?arnumber=5090873","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:48:08Z","timestamp":1498031288000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5090873\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090873","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}