{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T12:08:05Z","timestamp":1769170085488,"version":"3.49.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090893","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:39Z","timestamp":1361297799000},"page":"1458-1463","source":"Crossref","is-referenced-by-count":3,"title":["Sequential logic synthesis using symbolic bi-decomposition"],"prefix":"10.1109","author":[{"given":"V.N.","family":"Kravets","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Mishchenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"on bi-decomposition of logic functions","author":"sasao","year":"1997","journal-title":"IWLS"},{"key":"22","first-page":"161","article-title":"synthesis of multi-level circuits using exor-gates","author":"steinbach","year":"1995","journal-title":"Proc IFIP WG 10 5 - Workshop on Application of the Reed-Muller Expansion in Circuit Design"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681580"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337323"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1147\/rd.62.0227"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391634"},{"key":"16","first-page":"103","article-title":"an algorithm for bi-decomposition of logic functions","author":"mishchenko","year":"2001","journal-title":"Proc DAC"},{"key":"13","article-title":"automated synthesis of limited-switch dynamic logic (lsdl) circuits","author":"kravets","year":"2008","journal-title":"Prior Art Database (ip com)"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129940"},{"key":"11","first-page":"502","article-title":"an extensible sat-solver","author":"een","year":"2003","journal-title":"Proc SAT"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/43.851997"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1995.515632"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2078-5"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114954"},{"key":"2","first-page":"259","article-title":"scalable sequential equivalence checking across arbitrary design transformations","author":"baumgartner","year":"2006","journal-title":"Proc ICCD"},{"key":"1","first-page":"74","article-title":"the decomposition of switching functions","volume":"29","author":"ashenhurst","year":"1959","journal-title":"Ann Computation Lab"},{"key":"10","first-page":"1451","article-title":"automatic state decomposition for approximate fsm traversal based on circuit analysis","volume":"15","author":"cho","year":"1996","journal-title":"IEEE TCAD"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391605"},{"key":"6","first-page":"172","article-title":"cut-based inductive invariant computation","author":"case","year":"2008","journal-title":"IWLS"},{"key":"5","first-page":"172","article-title":"inductive finding a reachable state-space over-approximation","author":"case","year":"2006","journal-title":"IWLS"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"9","first-page":"310","article-title":"sequential logic optimization by redundancy addition and removal","author":"cheng","year":"1993","journal-title":"Proc ICCAD"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811447"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","location":"Nice","start":{"date-parts":[[2009,4,20]]},"end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090893.pdf?arnumber=5090893","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:09:35Z","timestamp":1602691775000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5090893"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090893","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}