{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T05:12:23Z","timestamp":1774415543637,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090894","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:39Z","timestamp":1361297799000},"page":"1464-1469","source":"Crossref","is-referenced-by-count":15,"title":["On decomposing Boolean functions via extended cofactoring"],"prefix":"10.1109","author":[{"given":"A.","family":"Bernasconi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Ciriani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Trucco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Villa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243960"},{"key":"14","article-title":"logic synthesis and optimization benchmarks user guide version 3.0","author":"yang","year":"1991","journal-title":"User Guide Microelectronic Center"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185226"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1142\/S0129156494000103"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1344418.1344431"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2008.105"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0817-5_8"},{"key":"10","first-page":"254","article-title":"timed shannon circuits: a power-efficient design style and synthesis tool","author":"lavagno","year":"1995","journal-title":"DAC"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2078-5"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1016\/j.dam.2003.12.010"},{"key":"9","first-page":"109","article-title":"new generalizations of shannon decomposition","author":"kerntopf","year":"2001","journal-title":"Proc Int l Workshop Applications of the Reed-Muller Expansion in Circuit Design"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811447"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","location":"Nice","start":{"date-parts":[[2009,4,20]]},"end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090894.pdf?arnumber=5090894","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:48:20Z","timestamp":1498031300000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5090894\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090894","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}